View IS61NVP6436A-200TQI_2940481.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 1 rev. 00a 08/31/05 issi ? copyright ? 2005 integrated silicon solution, inc. all rights reserved. issi reserves the right to make changes to this speci fication and its products at any time without notice. issi assumes no liability arising out of the application or use of any information, products or services described herein. customers are advised to obtai n the latest version of this device specification before relying on any published information and before placing orders for products. is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a features ? 100 percent bus utilization no wait cycles between read and write internal self-timed write cycle individual byte write control single r/w (read/write) control pin clock controlled, registered address, data and control interleaved or linear burst sequence control using mode input three chip enables for simple depth expansion and address pipelining power down mode common data inputs and data outputs cke pin to enable clock and suspend operation jedec 100-pin tqfp package power supply: nvp: v dd 2.5v ( 5%), v ddq 2.5v ( 5%) nlp: v dd 3.3v ( 5%), v ddq 3.3v/2.5v ( 5%) industrial temperature available lead-free available description the 2 meg 'nlp/nvp' product family feature high-speed, low-power synchronous static rams designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. they are organized as 64k words by 32 bits, 64k words by 36 bits, and 128k words by 18 bits, fabricated with issi 's advanced cmos technology. incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. this device integrates a 2-bit burst counter, high-speed sram core, and high-drive capability outputs into a single monolithic circuit. all synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. operations may be suspended and all synchronous inputs ignored when clock enable, cke is high. in this state the internal device will hold their previous values. all read, write and deselect cycles are initiated by the adv input. when the adv is high the internal burst counter is incremented. new external addresses can be loaded when adv is low. write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when we is low. separate byte enables allow individual bytes to be written. a burst mode pin (mode) defines the order of the burst sequence. when tied high, the interleaved burst sequence is selected. when tied low, the linear burst sequence is selected. 64k x 32, 64k x 36, and 128k x 18 2mb, pipeline 'no wait' state bus sram preliminary information september 2005 fast access time symbol p arameter -250 -200 units t kq clock access time 2.6 3.1 ns t kc cycle time 4 5 ns frequency 250 200 mhz
2 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a block diagram adv we } bw ? x (x=a,b,c,d or a,b) ce ce2 ce2 control logic 64kx32; 64kx36; 128kx18 memory array write address register write address register control logic output register buffer address register x 32/x 36: a [0:15] or x 18: a [0:16] clk cke a2-a15 or a2-a16 a0-a1 a'0-a'1 burst address counter mode data-in register data-in register control register oe zz 32, 36 or 18 k k dqx/dqpx k k
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 3 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a pin configuration 100-pin tqfp 64k x 32 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 dqpb dqb dqb v ddq vss dqb dqb dqb dqb vss v ddq dqb dqb vss nc v dd zz dqa dqa v ddq vss dqa dqa dqa dqa vss v ddq dqa dqa dqpa dqpc dqc dqc v ddq vss dqc dqc dqc dqc vss v ddq dqc dqc nc v dd nc vss dqd dqd v ddq vss dqd dqd dqd dqd vss v ddq dqd dqd dqpd a a ce ce2 bwd bwc bwb bwa ce2 v dd vss clk we cke oe adv nc nc a a mode a a a a a1 a0 nc nc vss v dd nc nc a a a a a a nc 64k x 36 pin descriptions a0, a1 synchronous address inputs. these pins must tied to the two lsbs of the address bus. a synchronous address inputs clk synchronous clock adv synchronous burst address advance bw a- bw d synchronous byte write enable we write enable cke clock enable vss ground for core nc not connected ce , ce2, ce2 synchronous chip enable oe output enable dqa-dqd synchronous data input/output dqpa-dqpd parity data i/o mode burst sequence selection v dd +3.3v/2.5v power supply v ss ground for output buffer v ddq isolated output buffer supply: +3.3v/2.5v zz snooze enable 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 nc dqb dqb v ddq vss dqb dqb dqb dqb vss v ddq dqb dqb vss nc v dd zz dqa dqa v ddq vss dqa dqa dqa dqa vss v ddq dqa dqa nc nc dqc dqc v ddq vss dqc dqc dqc dqc vss v ddq dqc dqc nc v dd nc vss dqd dqd v ddq vss dqd dqd dqd dqd vss v ddq dqd dqd nc a a ce ce2 bwd bwc bwb bwa ce2 v dd vss clk we cke oe adv nc nc a a mode a a a a a1 a0 nc nc vss v dd nc nc a a a a a a nc
4 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a pin configuration 100-pin tqfp 128k x 18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 a nc nc v ddq vss nc dqpa dqa dqa vss v ddq dqa dqa vss nc v dd zz dqa dqa v ddq vss dqa dqa nc nc vss v ddq nc nc nc nc nc nc v ddq vss nc nc dqb dqb vss v ddq dqb dqb nc v dd nc vss dqb dqb v ddq vss dqb dqb dqpb nc vss v ddq nc nc nc a a ce ce2 nc nc bw b bw a ce2 v dd vss clk we cke oe adv nc nc a a mode a a a a a1 a0 nc nc vss v dd nc nc a a a a a a nc pin descriptions a0, a1 synchronous address inputs. these pins must tied to the two lsbs of the address bus. a synchronous address inputs clk synchronous clock adv synchronous burst address advance bw a- bw d synchronous byte write enable we write enable cke clock enable vss ground for core nc not connected ce , ce2, ce2 synchronous chip enable oe output enable dqa-dqd synchronous data input/output dqpa-dqpd parity data i/o mode bu rst sequence selection v dd +3.3v/2.5v power supply v ss ground for output buffer v ddq isolated output buffer supply: +3.3v/2.5v zz snooze enable
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 5 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a synchronous truth table (1) address operation used ce ce ce ce ce ce2 ce ce ce ce ce 2 adv we we we we we bw bw bw bw bw x oe oe oe oe oe cke cke cke cke cke clk not selected n/a h x x l x x x l not selected n/a x l x l x x x l not selected n/a x x h l x x x l not selected continue n/a x x x h x x x l begin burst read external address l h l l h x l l continue burst read next address x x x h x x l l nop/dummy read external address l h l l h x h l dummy read next address x x x h x x h l begin burst write external address l h llllxl continue burst write next address x x x h x l x l nop/write abort n/a l h l l l h x l write abort next address x x x h x h x l ignore clock current address x x x x x x x h notes: 1. "x" means don't care. 2. the rising edge of clock is symbolized by 3. a continue deselect cycle can only be entered if a deselect cycle is executed first. 4. we = l means write operation in write truth table. we = h means read operation in write truth table. 5. operation finally depends on status of asynchronous pins (zz and oe ). burst read deselect burst write begin read begin write read write read write burst burst burst ds ds ds read ds ds read write write burst burst write read state diagram
6 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a asynchronous truth table (1) operation zz oe oe oe oe oe i/o status sleep mode h x high-z read ll dq l h high-z write l x din, high-z deselected l x high-z notes: 1. x means "don't care". 2. for write cycles following read cycles, the output buffers must be disabled with oe , otherwise data bus contention will occur. 3. sleep mode means power sleep mode where stand-by current does not depend on cycle time. 4. deselected means power sleep mode where stand-by current depends on cycle time. write truth table (x18) operation we we we we we bw bw bw bw bw a bw bw bw bw bw b read h x x write byte a l l h write byte b l h l write all bytes l l l write abort/nop l h h notes: 1. x means "don't care". 2. all inputs in this table must beet setup and hold time around the rising edge of clk.
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 7 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a interleaved burst address table (mode = v dd or nc) external address 1st burst address 2nd burst address 3rd burst address a1 a0 a1 a0 a1 a0 a1 a0 00 01 10 11 01 00 11 10 10 11 00 01 11 10 01 00 write truth table (x32/x36) operation we we we we we bw bw bw bw bw a bw bw bw bw bw b bw bw bw bw bw c bw bw bw bw bw d read h x x x x write byte a l l h h h write byte b l h l h h write byte c l h h l h write byte d l h h h l write all bytes l l l l l write abort/nop l h h h h notes : 1. x means "don't care". 2. all inputs in this table must beet setup and hold time around the rising edge of clk.
8 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a linear burst address table (mode = v ss ) absolute maximum ratings (1) symbol parameter value unit t stg storage temperature ?65 to +150 c p d power dissipation 1.6 w i out output current (per i/o) 100 ma v in , v out voltage relative to v ss for i/o pins ?0.5 to v ddq + 0.3 v v in voltage relative to v ss for ?0.3 to 4.6 v for address and control inputs notes: 1. stress greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. this device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. 3. this device contains circuitry that will ensure the output devices are in high-z at power up. 0,0 1,0 0,1 a1', a0' = 1,1 operating range (is61nlpx) range ambient temperature v dd v ddq commercial 0c to +70c 3.3v 5% 3.3v / 2.5v 5% industrial -40c to +85c 3.3v 5% 3.3v / 2.5v 5% operating range (is61nvpx) range ambient temperature v dd v ddq commercial 0c to +70c 2.5v 5% 2.5v 5% industrial -40c to +85c 2.5v 5% 2.5v 5%
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 9 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a power supply characteristics (1) (over operating range) -250 -200 max max symbol parameter test conditions temp. range x18 x32/x36 x18 x32/x36 uni t i cc ac operating device selected, com. 225 225 200 200 ma supply current oe = v ih , zz v il , ind. 250 250 210 210 all inputs 0.2v or v dd ? 0.2v, cycle time t kc min. i sb standby current device deselected, com. 90 90 90 90 ma ttl input v dd = max., ind. 100 100 100 100 all inputs v il or v ih , zz v il , f = max. i sbi standby current device deselected, com. 70 70 70 70 ma cmos input v dd = max., ind. 75 75 75 75 v in v ss + 0.2v or v dd ? 0.2v typ. (2) 40 40 f = 0 i sb 2 sleep mode zz>v ih com. 30 30 30 30 ma ind. 35 35 35 35 typ. (2) 20 20 note: 1. mode pin has an internal pullup and should be tied to v dd or v ss . it exhibits 100a maximum leakage current when tied to v ss + 0.2v or v dd ? 0.2v. 2. typical values are measured at v dd = 3.3v, t a = 25 o c and not 100% tested. dc electrical characteristics (over operating range) 3.3v 2.5v symbol parameter test conditions min. max. min. max. unit v oh output high voltage i oh = ?4.0 ma (3.3v) 2.4 ? 2.0 ? v i oh = ?1.0 ma (2.5v) v ol output low voltage i ol = 8.0 ma (3.3v) ? 0.4 ? 0.4 v i ol = 1.0 ma (2.5v) v ih input high voltage 2.0 v dd + 0.3 1.7 v dd + 0.3 v v il input low voltage ?0.3 0.8 ?0.3 0.7 v i li input leakage current v ss v in v dd (1) ?5 5 ?5 5 a i lo output leakage current v ss v out v ddq , oe = v ih ?5 5 ?5 5 a
10 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a 3.3v i/o ac test conditions parameter unit input pulse level 0v to 3.0v input rise and fall times 1.5 ns input and output timing 1.5v and reference level output load see figures 1 and 2 317 ? 5 pf including jig and scope 351 ? output +3.3v figure 1 figure 2 capacitance (1,2) symbol parameter cond itions max. unit c in input capacitance v in = 0v 6 pf c out input/output capacitance v out = 0v 8 pf notes: 1. tested initially and after any design or process changes that may affect these parameters. 2. test conditions: t a = 25c, f = 1 mhz, v dd = 3.3v. 3.3v i/o output load equivalent 1.5v output zo= 50 ? 50 ?
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 11 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a 2.5v i/o ac test conditions parameter unit input pulse level 0v to 2.5v input rise and fall times 1.5 ns input and output timing 1.25v and reference level output load see figures 3 and 4 z o = 50 ? 1.25v 50 ? output 1,667 ? 5 pf including jig and scope 1,538 ? output +2.5v figure 3 figure 4 2.5v i/o output load equivalent
12 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a read/write cycle switching characteristics (1) (over operating range) -250 -200 symbol parameter min. max. min. max. unit fmax clock frequency ? 250 ? 200 mhz t kc cycle time 4.0 ? 5 ? ns t kh clock high time 1.7 ? 2 ? ns t kl clock low time 1.7 ? 2 ? ns t kq clock access time ? 2.6 ? 3.1 ns t kqx (2) clock high to output invalid 0.8 ? 1.5 ? ns t kqlz (2,3) clock high to output low-z 0.8 ? 1 ? ns t kqhz (2,3) clock high to output high-z ? 2.6 ? 3.0 ns t oeq output enable to output valid ? 2.8 ? 3.1 ns t oelz (2,3) output enable to output low-z 0 ? 0 ? ns t oehz (2,3) output disable to output high-z ? 2.6 ? 3.0 ns t as address setup time 1.2 ? 1.4 ? ns t ws read/write setup time 1.2 ? 1.4 ? ns t ces chip enable setup time 1.2 ? 1.4 ? ns t se clock enable setup time 1.2 ? 1.4 ? ns t advs address advance setup time 1.2 ? 1.4 ? ns t ds data setup time 1.2 ? 1.4 ? ns t ah address hold time 0.3 ? 0.4 ? ns t he clock enable hold time 0.3 ? 0.4 ? ns t wh write hold time 0.3 ? 0.4 ? ns t ceh chip enable hold time 0.3 ? 0.4 ? ns t advh address advance hold time 0.3 ? 0.4 ? ns t dh data hold time 0.3 ? 0.4 ? ns t pds zz high to power down ? 2 ? 2 cyc t pus zz low to power down ? 2 ? 2 cyc notes: 1. configuration signal mode is static and must not change during normal operation. 2. guaranteed but not 100% tested. this parameter is periodically sampled. 3. tested with load in figure 2.
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 13 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a sleep mode timing sleep mode electrical characteristics symbol parameter cond itions min. max. unit i sb 2 current during sleep mode zz v ih 35 ma t pds zz active to input ignored 2 cycle t pus zz inactive to input sampled 2 cycle t zzi zz active to sleep current 2 cycle t rzzi zz inactive to exit sleep current 0 ns don't care deselect or read only deselect or read only t rzzi clk zz isupply all inputs (except zz) outputs (q) i sb2 zz setup cycle zz recovery cycle normal operation cycle t pds t pus t zzi high-z
14 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a read cycle timing t ds clk adv address write cke ce oe data out a1 a2 a3 t kh t kl t kc q3-3 q3-4 q3-2 q3-1 q2-4 q2-3 q2-2 q2-1 don't care undefined notes: write = l means we = l and bw x = l we = l and bw x = l ce = l means ce 1 = l, ce2 = h and ce 2 = l ce = h means ce 1 = h, or ce 1 = l and ce 2 = h, or ce 1 = l and ce2 = l t oehz t se t he t as t ah t ws t wh t ces t ceh t advs t advh t kqhz t kq t oeq t oehz q1-1
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 15 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a write cycle timing t ds t dh clk adv address write cke ce oe data in data out a1 a2 a3 t kh t kl t kc t se t he d3-3 d3-4 d3-2 d3-1 d2-4 d2-3 d2-2 d2-1 d1-1 don't care undefined notes: write = l means we = l and bw x = l we = l and bw x = l ce = l means ce 1 = l, ce2 = h and ce 2 = l ce = h means ce 1 = h, or ce 1 = l and ce 2 = h, or ce 1 = l and ce2 = l t oehz q0-3 q0-4
16 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a single read/write cycle timing clk cke address write ce adv oe data out data in d5 t se t he t kh t kl t kc don't care undefined notes: write = l means we = l and bw x = l ce = l means ce 1 = l, ce2 = h and ce 2 = l ce = h means ce 1 = h, or ce 1 = l and ce 2 = h, or ce 1 = l and ce2 = l d2 t oelz t oeq a1 a2 a3 a4 a5 a6 a7 a8 a9 q1 q3 q4 q6 q7 t ds t dh
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 17 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a cke cke cke cke cke operation timing a1 a2 a3 a4 a5 a6 q1 q3 q4 clk cke address write ce adv oe data out data in d2 t se t he t kh t kl t kc t kqlz t kqhz t kq t dh t ds don't care undefined notes: write = l means we = l and bw x = l ce = l means ce 1 = l, ce2 = h and ce 2 = l ce = h means ce 1 = h, or ce 1 = l and ce 2 = h, or ce 1 = l and ce2 = l
18 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a ce ce ce ce ce operation timing don't care undefined clk cke address write ce adv oe data out data in t se t he t kh t kl t kc notes: write = l means we = l and bw x = l ce = l means ce 1 = l, ce2 = h and ce 2 = l ce = h means ce 1 = h, or ce 1 = l and ce 2 = h, or ce 1 = l and ce2 = l d5 d3 t dh t ds t oelz t oeq q1 q2 q4 t kqhz t kqlz t kq a1 a2 a3 a4 a5
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 19 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a ordering information (v dd = 3.3v/v ddq = 2.5v/3.3v) commercial range: 0c to +70c access time order part number package 64kx32 250 is61nlp6432a-250tq 100 tqfp 200 is61nlp6432a-200tq 100 tqfp 64kx36 250 is61nlp6436a-250tq 100 tqfp 200 is61nlp6436a-200tq 100 tqfp 128kx18 250 is61nlp12818a-250tq 100 tqfp 200 is61nlp12818a-200tq 100 tqfp industrial range: -40c to +85c access time order part number package 64kx32 250 is61nlp6432a-250tqi 100 tqfp 200 is61nlp6432a-200tqi 100 tqfp 200 is61nlp6432a-200tqli 100 tqfp, lead-free 64kx36 250 is61nlp6436a-250tqi 100 tqfp 200 is61nlp6436a-200tqi 100 tqfp 128kx18 250 is61nlp12818a-250tqi 100 tqfp 200 is61nlp12818a-200tqi 100 tqfp 200 is61nlp12818a-200tqli 100 tqfp, lead-free
20 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. 00a 08/31/05 issi ? is61nlp6432a is61nlp6436a/is61nvp6436a is61nlp12818a/is61nvp12818a ordering information (v dd = 2.5v/v ddq = 2.5v) commercial range: 0c to +70c access time order part number package 64kx36 250 is61nvp6436a-250tq 100 tqfp 200 is61nvp6436a-200tq 100 tqfp 128kx18 250 is61nvp12818a-250tq 100 tqfp 200 is61nvp12818a-200tq 100 tqfp industrial range: -40c to +85c access time order part number package 64kx36 250 is61nvp6436a-250tqi 100 tqfp 200 IS61NVP6436A-200TQI 100 tqfp 128kx18 250 is61nvp12818a-250tqi 100 tqfp 200 is61nvp12818a-200tqi 100 tqfp
integrated silicon solution, inc. ? 1-800-379-4774 packaging information issi ? pk13197lq rev. d 05/08/03 tqfp (thin quad flat pack package) package code: tq thin quad flat pack (tq) millimeters inches millimeters inches symbol min max min max min max min max ref. std. no. leads (n) 100 128 a ? 1.60 ? 0.063 ? 1.60 ? 0.063 a1 0.05 0.15 0.002 0.006 0.05 0.15 0.002 0.006 a2 1.35 1.45 0.053 0.057 1.35 1.45 0.053 0.057 b 0.22 0.38 0.009 0.015 0.17 0.27 0.007 0.011 d 21.90 22.10 0.862 0.870 21.80 22.20 0.858 0.874 d1 19.90 20.10 0.783 0.791 19.90 20.10 0.783 0.791 e 15.90 16.10 0.626 0.634 15.80 16.20 0.622 0.638 e1 13.90 14.10 0.547 0.555 13.90 14.10 0.547 0.555 e 0.65 bsc 0.026 bsc 0.50 bsc 0.020 bsc l 0.45 0.75 0.018 0.030 0.45 0.75 0.018 0.030 l1 1.00 ref. 0.039 ref. 1.00 ref. 0.039 ref. c0 o 7 o 0 o 7 o 0 o 7 o 0 o 7 o notes: 1. all dimensioning and tolerancing conforms to ansi y14.5m-1982. 2. dimensions d1 and e1 do not include mold protrusions. allowable protrusion is 0.25 mm per side. d1 and e1 do include mold mismatch and are determined at datum plane -h-. 3. controlling dimension: millimeters. d d1 e e1 1 n a2 a a1 e b seating plane c l1 l

▲Up To Search▲

Price & Availability of IS61NVP6436A-200TQI

	To Download IS61NVP6436A-200TQI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .